I am trying to use perf on my device with an AMD cpu, but I can't really find any information about how to get, let's say, cache-misses from AMD. I read that you need to write -e rNNN, where NNN is a hex-code of event, but I didn't manage to find any table or something to look at those codes. Could you help me with this, because it seems that there is no information in the internet at all! Actually, in the manual for perf there are some links, but they are not valid :(
AMD perf events
2.9k Views Asked by Baz Pasha At
1
There are 1 best solutions below
Related Questions in X86
- How to call a C language function from x86 assembly code?
- the difference between two style of inline ASM
- Understanding the differences between mov and lea instructions in x86 assembly
- ARM Assembly code is not executing in Vitis IDE
- x86 - compare numbers and push the result onto the stack
- Seeking for the the method for adding the DL (data register) value to DX register
- link.exe unresolved external symbol _mainCRTStartup
- x86 Wrote a boot loader that prints a message to the screen but the characters are completely different to what I expected
- How does CPU tell between MMIO(Memory Mapped IO) and normal memory access in x86 architecture
- Why do register arg values need to be re-assigned in NASM after an int 0x80 system call?
- Why does LLVM-MCA measure an execution stall?
- Why does shr eax, 32 not do anything?
- Evaluating this in Assembly (A % B) % (C % D)
- Understanding throughput of simd sum implementation x86
- Making portable execution errors
Related Questions in PERF
- Linux perf does not record function in libstdc++.so correctly
- perf -- record cache misses at thread level granularity
- x86/Linux multithreading: perf report children percentage sum does not match the parent percentage
- Is there a way to parse data generated by perf tool?
- How to measure execution time of all functions in a process using perf?
- linux perf: x86: is the cache-misses event accuracy in per-process counting?
- I cannot use perf in ubuntu2204 kernel6.6.17 with trying the solution most people meet
- perf stat -p pid does not work with PMU events
- Using perf inside podman container
- What does the event `stall_slot_backend` represent?
- Perf power consumption for a multi-socket system
- Perf and kallsyms in a GKE Ephemeral container
- Perf shows userspace cycles for cores which shouldn't be executing instructions
- Frequent Cache misses for loading data and accumulating Elements of std vector
- perf_event_open() always get zero when specifying CPU ID
Related Questions in AMD-PROCESSOR
- SymFromAddr fails on AMD Machine with the error message "Attempt to access Invalid address"
- fftw3.h license - when does GPL apply here?
- Cache inclusivity policy differences on x86 between Intel and AMD
- Failed to initialize Carto Mobile Maps SDK, native .so library failed to load?
- Textures using AMD Orochi?
- How to debug an HIP/HIPRT application on windows?
- Why instructions after atomic operation make execution faster (on AMD CPU)?
- Why does memory latency increase significantly before reaching the memory bandwidth limit?
- Why polars on intel cpu is faster than on amd cpu?
- Are there processors on which VPMASKMOVD generates faults for the masked-out elements?
- What's the difference between those "cache_as_ram.S" in coreboot?
- Why amd_pmu_v2_handle_irq being called when not using perf?
- Why is the frequency of the CPU lower than the Max. Boost Clock?
- CMake Error: The source directory "/home/lima/gromacs-2022/build/DGMX_BUILD_OWN_FFTW" does not exist
- What x86 CPUs, if any, still have MOVDIRI or MOVDIR64b instructions?
Trending Questions
- UIImageView Frame Doesn't Reflect Constraints
- Is it possible to use adb commands to click on a view by finding its ID?
- How to create a new web character symbol recognizable by html/javascript?
- Why isn't my CSS3 animation smooth in Google Chrome (but very smooth on other browsers)?
- Heap Gives Page Fault
- Connect ffmpeg to Visual Studio 2008
- Both Object- and ValueAnimator jumps when Duration is set above API LvL 24
- How to avoid default initialization of objects in std::vector?
- second argument of the command line arguments in a format other than char** argv or char* argv[]
- How to improve efficiency of algorithm which generates next lexicographic permutation?
- Navigating to the another actvity app getting crash in android
- How to read the particular message format in android and store in sqlite database?
- Resetting inventory status after order is cancelled
- Efficiently compute powers of X in SSE/AVX
- Insert into an external database using ajax and php : POST 500 (Internal Server Error)
Popular # Hahtags
Popular Questions
- How do I undo the most recent local commits in Git?
- How can I remove a specific item from an array in JavaScript?
- How do I delete a Git branch locally and remotely?
- Find all files containing a specific text (string) on Linux?
- How do I revert a Git repository to a previous commit?
- How do I create an HTML button that acts like a link?
- How do I check out a remote Git branch?
- How do I force "git pull" to overwrite local files?
- How do I list all files of a directory?
- How to check whether a string contains a substring in JavaScript?
- How do I redirect to another webpage?
- How can I iterate over rows in a Pandas DataFrame?
- How do I convert a String to an int in Java?
- Does Python have a string 'contains' substring method?
- How do I check if a string contains a specific word?
Check
perf listoutput, in modern Linux kernel versions it may report some architecture-specific hardware events. Some generic hardware events may be always reported byperf list(especially with older kernels), but not all of them are mapped to some real hardware event. Thecache-missesandcyclesare such generic perf hw events, not always mapped (mapping is in perf source code around http://elixir.free-electrons.com/linux/latest/source/arch/x86/events/amd/core.c for amd - withcache-missesmapped to[PERF_COUNT_HW_CACHE_MISSES] = 0x077e,).Also try different events from perf list with
perf stat -e event1,cycles,instructions,cpu-clockwhere event1 is the event you want to check and there are some working events.To encode raw events it can be easier to use processor docs, perf sources (for exact hex encoding) and some external tools. For Intel there is
ocperf.pyfrom http://github.com/andikleen/pmu-tools site; and there is generic raw generator in perfmon2/libpfm4, described at http://www.bnikolic.co.uk/blog/hpc-prof-events.html "How to monitor the full range of CPU performance events" by Bojan Nikolic withshowevtinfoutil (it is also recommended way of getting rXXXX codes for perf in FAQ: http://web.eece.maine.edu/~vweaver/projects/perf_events/faq.html#q2e Q2e. How do I determine the proper "raw" event value):