I would like to read/write the PMU registers of core0 pmu from core1. I would like to know if this is possible. I read in the TRM of ARM cortex A53 that these registers are memory mapped. So i assume this is possible. Could someone provide the steps or some implementation steps on how to do this? Thank you
0
There are 0 best solutions below
Related Questions in ARM
- Why Device Tree Structure (DTS) file is needed both in bootloader and kernel source code?
- How can I use LD to place ARM reset vectors in a program segment
- Errors in makefile for qemu 0.14.1 in ubuntu 15.04 64 bit
- Text as parameter in inline assembly (ARM)?
- GSL: nm outputs "undefined Symbol (U)"
- How to address multiple definition compiler error
- Did anyone compiled GSL for androind?
- Linker Error on cross compiling Project in eclipse
- How to set privilaged mode in ARM Cortex-A8?
- Why is a write to a memory-mapped peripheral register not actioned (LPC43xx)?
- what's ARM TCM memory
- Traversing a string using arm assembly inside V8 source
- C Global declared in ISR
- Which is better? int8_t vs int32_t in 32 bits MCU
- Cannot find -lgtk-x11-2.0. Also, some modules are not found by cmake, though they are installed
Related Questions in CPU
- 1MiB = 1024KiB = 2^10. Nonetheless, why not use just 1000 byte instead 1024 to calculate size?
- What is the simplest Turing complete CPU instruction set which can execute code from ROM?
- How to get CPU utilization in % in terminal (mac)
- Avoiding CPU Contention
- Lots of cache miss, Sparse matrix multiplication
- CPU new features enabled in Linux kernel
- Are correct branch predictions free?
- NUMA support on which CPU? What are the current server configuration of this kind of CPU?
- How to deal with virtual address when trying to get memory access pattern statistics?
- On x86, does enabling paging cause an "unconditional jump" (since EIP is now a virtual address)?
- cpu load when setting textbox value
- CPU usage exceeding 100% in top command third line
- 32bit cpu: how much memory can it use?
- CMOS Scaling vs Die Shrink
- Meaning of cores and logical processors in intel icore
Related Questions in CPU-REGISTERS
- How do compilers store hundreds of variables in only a few registers?
- Inline assembly in kernel module
- Reserve bytes in stack: x86 Assembly (64 bit)
- Inconsistent register values after setting up them in a Jprobes module
- x86 assembly registers addresses
- (Lower level of C++) When using "cout" on a piece of data, were does it go to before being displayed on screen?
- C++ Error Reading Register Value, can't debug
- GDB info registers command - Second column of output
- Why is the register length static in any CPU
- What is the difference between "mov (%rax),%eax" and "mov %rax,%eax"?
- Trouble understanding registers x86
- atmega: register data gets corrupted by division operation
- How are registers and other information preserved during function calls in C?
- How to use Hi(r8-r12) register in Cortex-m0?
- Storing variables in CPU registers
Related Questions in ARMV8
- ARMv8 changing from el3 to el1 secure
- Cache hit and cache miss measurements ARMV8
- AArch64, multi level cache flush, order of level flushing
- RPI4B bare metal RNG
- Number to ascii in armv8 assembly
- How to find out if an ARMv8 processor supports the AArch32 execution state?
- Execution freezes when I try to allocate Array in Armv8 assembly
- Is there any register to check if neon is supported on a armv8 machine?
- How do I allocate a vector in armv8 assembly?
- ARMv8 assembly, How to move value from w register to x register?
- ARM PMU read from another core
- Store instruction in NEON armv8 assembly
- ARMv8 Assembly, Run into bus error when calling a subroutine
- ARMv8 Assembly, How to cast integer value to float value, and how to print it?
- aarch64 EL0 mode and user space range
Trending Questions
- UIImageView Frame Doesn't Reflect Constraints
- Is it possible to use adb commands to click on a view by finding its ID?
- How to create a new web character symbol recognizable by html/javascript?
- Why isn't my CSS3 animation smooth in Google Chrome (but very smooth on other browsers)?
- Heap Gives Page Fault
- Connect ffmpeg to Visual Studio 2008
- Both Object- and ValueAnimator jumps when Duration is set above API LvL 24
- How to avoid default initialization of objects in std::vector?
- second argument of the command line arguments in a format other than char** argv or char* argv[]
- How to improve efficiency of algorithm which generates next lexicographic permutation?
- Navigating to the another actvity app getting crash in android
- How to read the particular message format in android and store in sqlite database?
- Resetting inventory status after order is cancelled
- Efficiently compute powers of X in SSE/AVX
- Insert into an external database using ajax and php : POST 500 (Internal Server Error)
Popular Questions
- How do I undo the most recent local commits in Git?
- How can I remove a specific item from an array in JavaScript?
- How do I delete a Git branch locally and remotely?
- Find all files containing a specific text (string) on Linux?
- How do I revert a Git repository to a previous commit?
- How do I create an HTML button that acts like a link?
- How do I check out a remote Git branch?
- How do I force "git pull" to overwrite local files?
- How do I list all files of a directory?
- How to check whether a string contains a substring in JavaScript?
- How do I redirect to another webpage?
- How can I iterate over rows in a Pandas DataFrame?
- How do I convert a String to an int in Java?
- Does Python have a string 'contains' substring method?
- How do I check if a string contains a specific word?