Whenever I create a VHDL design I tend to have many modules. Each of these modules are then connected to one main file and so everything is synthesised. But I want to write seperate test benches for each of these modules and one for the global process. It would be nice if I could do something to link all of these testbenches together and make them run in succession, to test my entire design in one run. How could I do this? I like to use GHDL and asserts. Is it possible to create one super-testbench? Or would a shell script which iterates over them be better?
Running multiple testbenches for VHDL designs
1.2k Views Asked by Cheiron At
1
There are 1 best solutions below
Related Questions in UNIT-TESTING
- How to write tests for classes with inheritance
- PHPunit call magic methods
- Convert IEnumerable to IObservable with variable Period
- How to a run specific code before & after each unit test in Python
- Unit testing a class A that derives from an abstract class B
- Is there another way to unit test business logic in mvc
- Some of my tests show prepended with junit.framework
- Selenium Driver Service not found exception
- Can not convert from Class<PowerMockRunner> to Class<? extends Runner>
- AngularJS Unit Testing - multiple mocks and providers
- How to use Sinon.js FakeXMLHttpRequest with superagent?
- Get Mock with AutoMock.Create<>()
- Mock service that takes unitOfWork in constructor
- Cleanest method for creating a pytest test fixture that takes in dynamic text data
- g++ 5.1.0 not building project, clang shows unknown error
Related Questions in VHDL
- Is an inferred latch in Quartus II necessarily transparent
- VHDL, concurrent signal assignment wrong on FPGA but right in Modelsim
- Others => '1' statement in Verilog
- VHDL: Internal signal in component not triggered
- WARNING:Xst:1290 and WARNING:Xst:528
- What does it mean whe you have: case state is when vale1 => state <= value2 in vhdl?
- Data transfer between fpga (14 bits) vhdl block to NIos II system (16 bits)
- How can I merge several Xilinx NGC netlists to an new netlist
- Random Generator using UNIFORM
- Read file in FPGA
- VHDL OR logic with 32 bit vector
- VHDL average of Array through for loop
- VHDL using two components from a second file
- Multiple behaviours for single entity
- No feasible entries for infix operator "+"
Related Questions in VERIFICATION
- Why there are verilog verification files not in the form of module?
- MySQLi event delete row after certain time
- How to verify a git commit at which a git tag is pointing?
- How verify server's hardware before install it into data center?
- Dafny - Substring implementation
- SPIN: interpret the error trace
- Verifying timestamps in a time series
- How to check TypeScript code for syntax errors from a command line?
- How to create a control/checking script in powershell?
- Openssl - verify function alternative for c#
- Javascript Password Verification window.location.replace
- How i can integrate Yodlee IAV?
- Verify app purchase via Google Login
- Validate Apple receipts: HTTP status code for illegal receipts
- What's the better way to verify null parameters from objects relationships
Related Questions in GHDL
- (VHDL) Issue with outputs in vhdl entity
- Is this a Ghdl/gtkwave bug?
- VHDL when running ghdl -r my testbench is getting stuck after passing two values
- ghdl-yosys-plugin compilation failed
- vhdl and gate returning unknown value
- Unable to output data entered into a register
- Test benching a 24 bit signal in an 8 bit component
- VHDL simulation won't run
- error running ghdl sample dlx implementation
- vhdl program not swapping integers
- Cocotb and ghdl version mismatch?
- Unable to output data from ram memory address
- Using Unisim with GHDL: vital_timing and vital_primitives not found in ieee library
- VHDL getting a std_logic_vector out of an array of std_logic_vector
- Error: Signal parameter requires signal expression on function call
Related Questions in TEST-BENCH
- VHDL simulation what is the correct delta?
- Systemverilog Testbench how to deal with configurable number of interfaces
- Ring Oscillator code always shows Z for the output
- VHDL state machine testbench - works when on board but not on simulation
- VHDL : Internal signals are undefined even when defined in the architecture declaration section
- How to write a behavioral level code for 2to4 decoder in verilog?
- Why does my four bit multiplier enter infinite loop when testbenching it?
- VHDL when running ghdl -r my testbench is getting stuck after passing two values
- 4-bit register always shows output 0
- Modelsim displays unknown or garbage number in transcript
- How to write a signed number in verilog?
- $display not working properly in testbench
- Why am I getting the error : part select cannot be applied to scalar in my testbench?
- Getting output of convolutional PE as XXX instead of a number?
- Why is this line getting the error : Expecting a left parenthesis ( '(' ) [12.1.2][7.1(IEEE)]?
Trending Questions
- UIImageView Frame Doesn't Reflect Constraints
- Is it possible to use adb commands to click on a view by finding its ID?
- How to create a new web character symbol recognizable by html/javascript?
- Why isn't my CSS3 animation smooth in Google Chrome (but very smooth on other browsers)?
- Heap Gives Page Fault
- Connect ffmpeg to Visual Studio 2008
- Both Object- and ValueAnimator jumps when Duration is set above API LvL 24
- How to avoid default initialization of objects in std::vector?
- second argument of the command line arguments in a format other than char** argv or char* argv[]
- How to improve efficiency of algorithm which generates next lexicographic permutation?
- Navigating to the another actvity app getting crash in android
- How to read the particular message format in android and store in sqlite database?
- Resetting inventory status after order is cancelled
- Efficiently compute powers of X in SSE/AVX
- Insert into an external database using ajax and php : POST 500 (Internal Server Error)
Popular Questions
- How do I undo the most recent local commits in Git?
- How can I remove a specific item from an array in JavaScript?
- How do I delete a Git branch locally and remotely?
- Find all files containing a specific text (string) on Linux?
- How do I revert a Git repository to a previous commit?
- How do I create an HTML button that acts like a link?
- How do I check out a remote Git branch?
- How do I force "git pull" to overwrite local files?
- How do I list all files of a directory?
- How to check whether a string contains a substring in JavaScript?
- How do I redirect to another webpage?
- How can I iterate over rows in a Pandas DataFrame?
- How do I convert a String to an int in Java?
- Does Python have a string 'contains' substring method?
- How do I check if a string contains a specific word?
The short answer is VUnit.
It's officially supported by the open source VHDL simulator GHDL and comes also with OSVVM - a set of testbench helper packages for random value generation and test coverage.
You should considder using GHDL 0.34dev (build from sources), because it got some fixes for vunit and OSVVM.
All sources are available in GitHub repos: