I want to do an image processing by openCV on FPGA . But I do not know if I should use the SDsoc method or the vivadoHLS method. The size of the images I am going to process is large and I want to solve the problem through parallel processing. What are the differences between SDsoc and vivado HLS? Which method is suggested to get the job done faster? .I want to use one of the cheap Zynq-7000 FPGAs.
vivado HLS or SDsoc for use openCV
310 Views Asked by tom At
1
There are 1 best solutions below
Related Questions in C++
- How to immediately apply DISPLAYCONFIG_SCALING display scaling mode with SetDisplayConfig and DISPLAYCONFIG_PATH_TARGET_INFO
- Why can't I use templates members in its specialization?
- How to fix "Access violation executing location" when using GLFW and GLAD
- Dynamic array of structures in C++/ cannot fill a dynamic array of doubles in structure from dynamic array of structures
- How do I apply the interface concept with the base-class in design?
- File refuses to compile std::erase() even if using -std=g++23
- How can I do a successful map when the number of elements to be mapped is not consistent in Thrust C++
- Can std::bit_cast be applied to an empty object?
- Unexpected inter-thread happens-before relationships from relaxed memory ordering
- How i can move element of dynamic vector in argument of function push_back for dynamic vector
- Brick Breaker Ball Bounce
- Thread-safe lock-free min where both operands can change c++
- Watchdog Timer Reset on ESP32 using Webservers
- How to solve compiler error: no matching function for call to 'dmhFS::dmhFS()' in my case?
- Conda CMAKE CXX Compiler error while compiling Pytorch
Related Questions in OPENCV
- Creating multiple instances of a class with different initializing values in Flutter
- OpenCV2 on CLion
- How to Draw Chinese Characters on a Picture with OpenCV
- Python cv2 imwrite() - RGB or BGR
- AttributeError: 'Sequential' object has no attribute 'predict_classes'. Did you mean: 'predict_step'?
- Search for an icon on an image OpenCV
- DJI Tello won't follow me
- Python OpenCV and PyGame threading issue
- Need help in Converting Python script (Uses Yolo's pose estimation) to an android app
- Line Segmentation Problem: How to detect lines and draw bounding box of that line on handwritten letters Using CV2
- Configure CmakeLists.txt to avoid manually copying dlls
- How to detect the exact boundary of a Sudoku using OpenCV when there are multiple external boundaries?
- AttributeError: 'Results' object has no attribute 'box'. can anyone explain this?
- How to generate a VPI warpmap for polynomial distortion correction?
- I am trying to make a project of object detection on kaggle notebook using yolo. and i am facing this error. here is my code and my error
Related Questions in FPGA
- uart in vhdl send a string
- A FPGA Project Proposal where I can use both PS and PL
- IO placement is infeasible error in Vivado
- Why RTOS is needed for FPGA based real-time embedded system?
- Padding zeros with std_logic_vector results in Implementation Error
- How to write into 12 addresses at the same cycle in vivado and still be recognized as BRAM
- PLL not showing output on ModelSim
- Using FPGA to sample and filter audio based off switch selection
- Why is there no output from the verilog test bench?
- Freeze after two subsequent software resets for Zynq 7000 FPGA (with SoC)
- Verilog module always going to default case when assigning value to input
- Where do I find the Xilinx xc7z007sclg400-1 master constaint file?
- Failed to use memory bits in fpga
- How to increase baudrate on Device Manager Windows?
- Gate-Level Sim: Hold time violation between testbench and first registers?
Related Questions in ZYNQ
- Freeze after two subsequent software resets for Zynq 7000 FPGA (with SoC)
- embedded linux buildroot how to work with axi-gpio?
- BUG in HDMI showing black screen in frame difference experiment on ZYNQ platform
- buildroot for zedboard, how to enable axi-gpio in device tree?
- Can we increase interrupt number from command prompt?
- Zynq UltraScale+ zcu3eg - coresight trace
- Why interrupts are not shown in /proc/interrupts?
- Why I cannot write to registers of my zynq board?
- How to trigger a software generated interrupt on core1 from core1 on bare metal?
- Under what condition I can "write" but cannot "read" from a location?
- Is it possible to overload the DDR controller on Zynq through PL ? An how to analyze it?
- How can I ensure that if petalinux has configured oled drivers for me
- can't access /dev/mem in a docker container
- How to check if interrupts are working or not?
- How to generate inter cortexA9 interrupts based on internal timers
Related Questions in VIVADO-HLS
- VHDL Error - Washing Machine - unresolved signal is multiply driven
- Optimizing Gaussian Elimination using High Level Synthesis
- What is unsynchronized I/O access in data-driven TLP in Vitis HLS?
- Vivado HLS 2018.2 - Unknown option '-disable_start_propagation' in set_directive_dataflow
- How to enforce the vitis hls compiler to use dsp resource?
- Verilog FPGA poor placement for routing between IO pin and BUFG error?
- Vitis HLS Pointer to Pointer is not supported for variable when initializing struct array
- How to create a trigger signal in vivado HLS
- HLS: Number of cycles in C is not matched with the cosimulation results
- How can I give HLS directive using Tcl script for all functions to make them combinational?
- Vitis HLS 2022.2 ERROR: [HLS 200-1715] Encountered problem during source synthesis
- question regarding limitations on using c instead of c++ on vitis hls
- HLS : Cellular Automata
- How to find delay of circuit?
- Vitis HLS: pragma Array Partition doesn't work in the sub-function when I set this pragma outside
Trending Questions
- UIImageView Frame Doesn't Reflect Constraints
- Is it possible to use adb commands to click on a view by finding its ID?
- How to create a new web character symbol recognizable by html/javascript?
- Why isn't my CSS3 animation smooth in Google Chrome (but very smooth on other browsers)?
- Heap Gives Page Fault
- Connect ffmpeg to Visual Studio 2008
- Both Object- and ValueAnimator jumps when Duration is set above API LvL 24
- How to avoid default initialization of objects in std::vector?
- second argument of the command line arguments in a format other than char** argv or char* argv[]
- How to improve efficiency of algorithm which generates next lexicographic permutation?
- Navigating to the another actvity app getting crash in android
- How to read the particular message format in android and store in sqlite database?
- Resetting inventory status after order is cancelled
- Efficiently compute powers of X in SSE/AVX
- Insert into an external database using ajax and php : POST 500 (Internal Server Error)
Popular # Hahtags
Popular Questions
- How do I undo the most recent local commits in Git?
- How can I remove a specific item from an array in JavaScript?
- How do I delete a Git branch locally and remotely?
- Find all files containing a specific text (string) on Linux?
- How do I revert a Git repository to a previous commit?
- How do I create an HTML button that acts like a link?
- How do I check out a remote Git branch?
- How do I force "git pull" to overwrite local files?
- How do I list all files of a directory?
- How to check whether a string contains a substring in JavaScript?
- How do I redirect to another webpage?
- How can I iterate over rows in a Pandas DataFrame?
- How do I convert a String to an int in Java?
- Does Python have a string 'contains' substring method?
- How do I check if a string contains a specific word?
Question:
vivado HLS or SDsoc for use openCV
Answer:
Without any doubt you should use Vitis for openCV because remember after 2019.1 there is no support of Xilinx SDSoC development environment. And also Vivado-HLS is now Vitis HLS. Furthermore, Vitis has a number of openCV libraries that will help you implement your design on Zynq devices.