I'm having some hard time understanding PAE. I know it creates a 3rd level of indirection via the PDPT, so that the address translation goes from CR3 -> PDPT(4 entries) -> PD(512 entries) -> PT (512 entries) -> PAGE (4096). But the address is still 32 bits, how do you get 36 bit addresses from this scheme? I'd appreciate an example. How does adding another table "increases" the address space?
x86 address space calculation PAE to 36 bits
277 Views Asked by AudioBubble At
1
There are 1 best solutions below
Related Questions in MEMORY-MANAGEMENT
- Polars with Rust: Out of Memory Error when Processing Large Dataset in Docker Using Streaming
- how is strncpy able to copy from source to empty destination?
- Mallocing int* inside of int** gives unexpected integer values in the first and sometimes second allocation
- How to prevent R from slowing down in long analysis besides freeing up memory?
- React Navigation: Navigate into page, increase RAM, navigate back and RAM stays high
- Java Memory UTF-16 Vs UTF-8
- How to protect a page so that it cannot be write in mips arch?
- How does pre-allocating a pool of SocketAsyncEventArgs objects upfront improve the performance of a server application in c#
- Finding total RAM consumption of process, including swap
- How do special libraries in C cause memory allocation to fail or interact improperly?
- Does CLR add overhead fields to type which value is null?
- How do I improve the performance of this C# code - looping through a DataTable and building a Dictionary?
- Numpy memmap still using RAM instead of disk while doing vector operation
- Does the Direct Memory Access (DMA) interfere with the execution of user program execution?
- How to read and process big csv file fast and keep memory usage low in java?
Related Questions in X86
- How to call a C language function from x86 assembly code?
- the difference between two style of inline ASM
- Understanding the differences between mov and lea instructions in x86 assembly
- ARM Assembly code is not executing in Vitis IDE
- x86 - compare numbers and push the result onto the stack
- Seeking for the the method for adding the DL (data register) value to DX register
- link.exe unresolved external symbol _mainCRTStartup
- x86 Wrote a boot loader that prints a message to the screen but the characters are completely different to what I expected
- How does CPU tell between MMIO(Memory Mapped IO) and normal memory access in x86 architecture
- Why do register arg values need to be re-assigned in NASM after an int 0x80 system call?
- Why does LLVM-MCA measure an execution stall?
- Why does shr eax, 32 not do anything?
- Evaluating this in Assembly (A % B) % (C % D)
- Understanding throughput of simd sum implementation x86
- Making portable execution errors
Related Questions in PAGING
- Performance degradation in Asynchronous paging
- How can I test my api response for pagination?
- ExtJS Modern 7.0 combobox with paging how to set value?
- How to do Sorting and paging in ASP.NET MVC C# with a built int SQL database
- Understanding paging and fetching instructions from memory
- Who and how generate the virtual/logical addresses? Confusion if it's the compiler, the linker, the loader
- What is the behavior of mstatus.GVA bit in two stage paging when vsatp.MODE=BARE?
- Address translation of a instruction of multiple bytes
- What are the roles of PAT and PCD bit in CR3? What exactly they do?
- What is the role of HS level sstatus.MXR in two stage paging when hgatp.MODE=BARE?
- How To Declare Flow<PagingData<Data>> as Variable
- RISC-V paging: what decides the way the Dirty and Accessed bits are managed?
- Nonfactors mvcgrid paging server side problems
- How is the physical address of the page table calculated from page directory
- Correlation between ActiveMQ Artemis paging and message priority
Related Questions in MEMORY-ADDRESS
- 9 Digit Addresses in Hexadecimal System in MacOS
- Why does setting the unused bits of a virtual address cause a segfault?
- Understanding virtual to physical memory translation in Android
- Getting the address of list[0].next in Sigma16 and calling it X1
- How Python know that it has to give a new address for a variable?
- Converting virtual address to real address - in hexadecimal
- Where are real mode address contents located in protected mode?
- How do computers store variable addresses?
- Is there any problem in this MIPS code? Like address out of the bounds? What the meaning of the code?
- Why doesnt decremented pointers return the right value?
- Is it UB to reinterpret_cast a T* to a uintptr_t, reinterpret_cast that uintptr_t to a void*, then static_cast that void* back to a T*?
- Why Visual Studio memory addresses shuffle based on view?
- Understanding the interpretation of array labels
- How do I initialize an array at a specific address for CANbus RX/TX FIFO start address register (ATSAME51)?
- Logical address generation is done by the CPU or by the Compiler?
Related Questions in PAGE-TABLES
- Using page-table remapping to avoid data-copying during array-reallocation
- In x86_64 architecture, if I modify a PTE in the page table, when will it be sync to TLB?
- The kernel linux's lookup_address function in x86 returns NULL when debugging a specific case of Page Fault
- Understanding paging and fetching instructions from memory
- What is the purpose of recursive page tables?
- does a large, overcommitted mmap create many page table entries?
- Will an x86_64 CPU notice that a page-table entry has changed to not-present while setting the dirty flag in the PTE?
- Let's say we have a 32-bit system, or 64-bit system, or even 128-bit system. What's the size of each page table entry?
- Is there any way to keep the dirty bit in x86 page tables coherent without TLB invalidates?
- How Linux uses 3-level page tables for x86 CPUs with only 2-level page tables?
- What is the reason to extend page-directory-pointer-table base address in cr3 from 20 to 27 bits in AMD64 legacy mode (PAE)?
- Calculating total page table size of a process (with pid) in 4-level x64-64 linux machine using/proc/pid/maps and /proc/pid/pagemap
- Physical pages offset check
- Rocket Chip - Access Exception on Page Table Walk
- Multi-level page table in OS
Trending Questions
- UIImageView Frame Doesn't Reflect Constraints
- Is it possible to use adb commands to click on a view by finding its ID?
- How to create a new web character symbol recognizable by html/javascript?
- Why isn't my CSS3 animation smooth in Google Chrome (but very smooth on other browsers)?
- Heap Gives Page Fault
- Connect ffmpeg to Visual Studio 2008
- Both Object- and ValueAnimator jumps when Duration is set above API LvL 24
- How to avoid default initialization of objects in std::vector?
- second argument of the command line arguments in a format other than char** argv or char* argv[]
- How to improve efficiency of algorithm which generates next lexicographic permutation?
- Navigating to the another actvity app getting crash in android
- How to read the particular message format in android and store in sqlite database?
- Resetting inventory status after order is cancelled
- Efficiently compute powers of X in SSE/AVX
- Insert into an external database using ajax and php : POST 500 (Internal Server Error)
Popular # Hahtags
Popular Questions
- How do I undo the most recent local commits in Git?
- How can I remove a specific item from an array in JavaScript?
- How do I delete a Git branch locally and remotely?
- Find all files containing a specific text (string) on Linux?
- How do I revert a Git repository to a previous commit?
- How do I create an HTML button that acts like a link?
- How do I check out a remote Git branch?
- How do I force "git pull" to overwrite local files?
- How do I list all files of a directory?
- How to check whether a string contains a substring in JavaScript?
- How do I redirect to another webpage?
- How can I iterate over rows in a Pandas DataFrame?
- How do I convert a String to an int in Java?
- Does Python have a string 'contains' substring method?
- How do I check if a string contains a specific word?
PAE changes nothing about 32-bit virtual addresses, only the size of physical address they're mapped to. (Which sucks a lot, nowhere near enough virtual address space to map all those physical pages at once. Linus Torvalds wrote a nice rant about PAE: https://cl4ssic4l.wordpress.com/2011/05/24/linus-torvalds-about-pae/ originally posted on https://www.realworldtech.com/forum/?threadid=76912&curpostid=76973 / https://www.realworldtech.com/forum/?threadid=76912&curpostid=76980)
It also widens a PTE (Page Table Entry) from 4 bytes to 8 bytes, which means 2 levels aren't enough anymore; that's where the small extra level comes to translate the top 2 bits of virtual addresses via those 4 entries.
36-bit only happened to be the supported physical address size in the first generation of CPUs that implemented PAE, Pentium Pro There is no inherent 36-bit limit to PAE.
x86-64 adopted the PTE format, which has room for up to 52-bit physical addresses. Current x86-64 CPUs support the same physical address-size in legacy mode with PAE as they do in 64-bit mode. (As reported by CPUID). That limit is a design choice that saves bits in cache tags, TLB entries, store-buffer entries, etc. and in comparators involved with them. It's normally chosen to be more than the amount of RAM that a real system could actually use, given the commercially available DIMM sizes and number of memory controllers even in multi-socket systems, and still leave room for some I/O address space.
x86-64 came soon after PAE, or soon enough for desktop use to be relevant, so it's a common misconception that PAE is only 36 bits. (Because 64-bit mode is a vastly better way to address more memory, allowing a single process to use more than 2G or 3G depending on user/kernel split.)