I want to transfer a fork-join problem in fpga. Fork-join in the sense that there will be many small components (> 100) accessing a memory component, processing input data (a few 32-bit vectors) for small amount of cycles (~50) without interactions among them and then returning the data for accessing another memory. Does this sound a case where ,in terms of interconnections, i should use a traditional bus solution or i should shift to those NoC-based structures that are offered in system level tools (Qsys altera)?
fork join algorithm on fpga
181 Views Asked by user2609910 At
1
There are 1 best solutions below
Related Questions in FPGA
- Is an inferred latch in Quartus II necessarily transparent
- VHDL, concurrent signal assignment wrong on FPGA but right in Modelsim
- Read file in FPGA
- xilinx sdka error when using lwip library
- How to demonstrate a 32-bit MIPS with FPUs in a FPGA?
- How to get rid of scale factor from CORDIC
- Verilog Inter-FPGA SPI Communication
- Using C programming to call VHDL implementation
- Why we use CORDIC gain?
- Altera UART IP Core
- What is the cause of Vivados 'synth 8-1027' error?
- How to change timescale of VCD file dumped?
- Sync two FPGAs to generate same Sine Wave
- Connect stack of Parallela boards and a rPI via FPGA and 1/0 pins
- Error synthesizing hierarchical names in vivado
Related Questions in INTEL-FPGA
- Altera UART IP Core
- Emulating altera bitstream
- Mixer-Unit on Altera DE2-115 Cyclone IV
- Memory mapped ADC on DE1-SoC using HPS (hard-core processor)
- How to see the content of the ON-CHIP RAM of my design in DE1-SOC FPGA?
- Does Quartus II support line.all?
- Verilog FIR filter
- vhdl manual clock hour set
- C to Fpga error with LCD under Altera DE2-70 board
- How to generate delay in verilog using Counter for Synthesis and call inside Always block?
- Automated test runs with Altera Quartus
- "No such file or directory" when running app on linux arm target
- Can I use Modelsim license for Student Edition 10.6 for Altera Modelsim 16.0 edition?
- VHDL buffer variable vs out variable
- How can I do a pause of 2Hz in a clock in VHDL?
Related Questions in FORK-JOIN
- Why does parallelStream not use the entire available parallelism?
- what does this forkjoinreuse and forkjoindeeprecursive mean?
- Wait in ForkJoin Pool ( Java )
- Detailed difference between Java8 ForkJoinPool and Executors.newWorkStealingPool?
- oozie fork join is not working after all the nodes are successful
- Parallel Sudoku Solver in Java
- Fork/Join Sudoku Solver
- Remove elements from LinkedHashMap in parallel
- Fork Join not sorting correctly
- Why are fork join tasks executed outside the common fork join pool threads?
- Forkjoin framework outputting different values each time its run
- Schedule a job to run at multiple of 2 seconds i.e 2,4,8,16,32 seconds
- ForkJoinFramework only uses two workers
- Multiple clock generation [Verilog] [Using fork-join]
- File I/O across processes in Linux?
Related Questions in QSYS
- Altera UART IP Core
- Altera Qsys and top level entity with array of std_logic_vector
- Can't compile my system in Qsys
- Communication between FPGA and Aria V HPS?
- Verilog Ports in Generate Loop
- quarts II - Qsys PLL error in modsim
- VHDL 2nd Ring Oscillator Using External Clock,
- How do I get my returned data to format through a structure?
- Enumerating objects in all libraries inside QSYS.LIB
- Access violation while compiling (synthesis step) in Quartus II with Qsys System
- How do I generates SPI core in Qsys?
- How to vectorize/group together many signals generated from Qsys to Altera Quartus
- How to use new component created in Qsys to vectorize/group together many signals
- Two master components controlling same slave (address assignation), Intel Quartus Prime Platform Designer (Qsys)
- How to implement a watchdog timer on a Cyclone II FPGA in quartus ii
Trending Questions
- UIImageView Frame Doesn't Reflect Constraints
- Is it possible to use adb commands to click on a view by finding its ID?
- How to create a new web character symbol recognizable by html/javascript?
- Why isn't my CSS3 animation smooth in Google Chrome (but very smooth on other browsers)?
- Heap Gives Page Fault
- Connect ffmpeg to Visual Studio 2008
- Both Object- and ValueAnimator jumps when Duration is set above API LvL 24
- How to avoid default initialization of objects in std::vector?
- second argument of the command line arguments in a format other than char** argv or char* argv[]
- How to improve efficiency of algorithm which generates next lexicographic permutation?
- Navigating to the another actvity app getting crash in android
- How to read the particular message format in android and store in sqlite database?
- Resetting inventory status after order is cancelled
- Efficiently compute powers of X in SSE/AVX
- Insert into an external database using ajax and php : POST 500 (Internal Server Error)
Popular Questions
- How do I undo the most recent local commits in Git?
- How can I remove a specific item from an array in JavaScript?
- How do I delete a Git branch locally and remotely?
- Find all files containing a specific text (string) on Linux?
- How do I revert a Git repository to a previous commit?
- How do I create an HTML button that acts like a link?
- How do I check out a remote Git branch?
- How do I force "git pull" to overwrite local files?
- How do I list all files of a directory?
- How to check whether a string contains a substring in JavaScript?
- How do I redirect to another webpage?
- How can I iterate over rows in a Pandas DataFrame?
- How do I convert a String to an int in Java?
- Does Python have a string 'contains' substring method?
- How do I check if a string contains a specific word?
Bus connection based on star topology will cause routing problems in this case when number of endpoints is big. If data can be processed sequential then I could recommend to build custom packet based sequential network.
Processing elements (PE) can be connected in pipeline, with data traffic passing through all of PEs in streaming fashion. Then each PE will save and process only its portion from data stream and pass other data to next PE.