QEMU6.2 supports RISC-V vector extention0.7.1, and also I got riscv-gnu-toolchain for RVV0.7.1. When debugging, however, I can't get the vector registers using the command info reg vector or info reg v1.
Is there a way for me to get the vector information?
How can i get the vector register information in RVV0.7.1 when debugging with QEMU6.2?
30 Views Asked by Caroline Zou At
1
There are 1 best solutions below
Related Questions in VECTORIZATION
- Optimizing Memory-Bound Loop with Indirect Prefetching
- How to convert DoubleVector to IntVector in Java Vector API?
- How can i get the vector register information in RVV0.7.1 when debugging with QEMU6.2?
- Why do some cryptographic signature npm packages (like superdilithium) convert text to an array of integers before signing?
- How to apply a function to the subarrays of a (m,n,n) numpy array without using a for-loop
- How to apply a function to each element of a linspace without using a for-loop
- How would you vectorize a fraction of sums of matrices (Expectation Maximization) in numpy?
- Faster way of implementing pd.replace on subset of columns
- Vectorize `scipy.integrate.nquad` integrand for use with `qmc_quad`?
- python: Vectorised Def works only on the first condition. Subsequent loops are unaffected
- 'Remapping' a Python numpy array in a 'vectorized' way?
- Getting interval cuts between two 2D numpy arrays contining a given range
- High Variance In Manual Vectorization Performance
- dask - speed up column filtering
- Intel classic compiler reports non-unit strided load in simple assignment
Related Questions in QEMU
- How to call a C language function from x86 assembly code?
- How can i get the vector register information in RVV0.7.1 when debugging with QEMU6.2?
- What's the difference between the '-' and '.' in the decode of RISCV instructions in QEMU?
- QEMU i386 pmio addresses
- How to reduce the size of the Android Studio virtual device folder
- Why is there a difference in memory writes when my qemu runs directly and when debugging the img with GDB?
- General Protection Fault encountered when executing SYSRET
- Property '.readonly' not found
- How to set breakpoints in Visual Studio Code for debugging kernel code running in QEMU?
- virt-manager printing to from windows 7 guest to Ubuntu host network printer
- How to connect internet within a qemu(linux based) running on a linux based host machine with company proxy server
- How does one debug the KVM subsystem?
- Android emulator memory exceeds the limit when using the swiftshader_indirect gpu
- Passing Intel-PT to guest using QEMU/KVM doesn't work
- QEMU emulator for Radxa Rock 5B
Related Questions in RISCV
- Issues in Migration of RISCV Test Harness from VCS to Questasim Simulator
- How do MemReq and MemResp exactly work in RoccIO - RISCV
- RISC-V RV32I soft float lib calls MUL and MULHU instructions in __muldf3
- Object code generation for new RISCV instruction emitted by LLVM backend
- Configuring pocl for RISCV
- Deploy C executable on PetaLinux for Rocket Chip on Zynq FPGA
- Chisel tools installation; Unable to fint scct
- Zybo build utilization of fpga
- How to synthesize a Rocket system?
- How to design a Z-scale/Cortex M0-like system using Rocket Chip?
- Pulpino ModelSim issue vsim_auto_compile.so 32bit Ubuntu
- Building Tiles in chiesl (RocketChip)
- Building same Image for multiple machines using conf file
- How do I use the RISC-V Vector (RVV) instructions in LLVM IR?
- Error when buiilding Binutils for RISCV Cross Compiler
Trending Questions
- UIImageView Frame Doesn't Reflect Constraints
- Is it possible to use adb commands to click on a view by finding its ID?
- How to create a new web character symbol recognizable by html/javascript?
- Why isn't my CSS3 animation smooth in Google Chrome (but very smooth on other browsers)?
- Heap Gives Page Fault
- Connect ffmpeg to Visual Studio 2008
- Both Object- and ValueAnimator jumps when Duration is set above API LvL 24
- How to avoid default initialization of objects in std::vector?
- second argument of the command line arguments in a format other than char** argv or char* argv[]
- How to improve efficiency of algorithm which generates next lexicographic permutation?
- Navigating to the another actvity app getting crash in android
- How to read the particular message format in android and store in sqlite database?
- Resetting inventory status after order is cancelled
- Efficiently compute powers of X in SSE/AVX
- Insert into an external database using ajax and php : POST 500 (Internal Server Error)
Popular Questions
- How do I undo the most recent local commits in Git?
- How can I remove a specific item from an array in JavaScript?
- How do I delete a Git branch locally and remotely?
- Find all files containing a specific text (string) on Linux?
- How do I revert a Git repository to a previous commit?
- How do I create an HTML button that acts like a link?
- How do I check out a remote Git branch?
- How do I force "git pull" to overwrite local files?
- How do I list all files of a directory?
- How to check whether a string contains a substring in JavaScript?
- How do I redirect to another webpage?
- How can I iterate over rows in a Pandas DataFrame?
- How do I convert a String to an int in Java?
- Does Python have a string 'contains' substring method?
- How do I check if a string contains a specific word?
You need a newer QEMU -- the support for reporting the vector registers via the gdbstub looks like it wasn't added until QEMU 7.0 (and there may have been some other bug fixes after that).
(In general, with a new and fast-moving target architecture like RISC-V, you're likely to have better luck using as new a version of QEMU as you reasonably can, and definitely when you run into something that seems like a bug or a missing feature it's worth checking whether a newer QEMU has fixed it.)