I am writing code to check the pulse width of the clock. I am storing the width of the pulse inside the queue. Since the simulation is going to run for 2 seconds, the size of the queue is going to enormous. I wanted to know what is the maximum size of the queue?
What is maximum size of the Queue in SystemVerilog?
1.1k Views Asked by afzal junaidi At
1
There are 1 best solutions below
Related Questions in SYSTEM-VERILOG
- Tick-including a header file inside package in systemverilog
- How to use throughout operator in systemverilog assertions
- Packed vs unpacked array
- Creation of array in Verilog that can store real values
- What does Z in Verilog stand for?
- Properly including a .vh in a .sv file?
- Verilog generate statement : conditional port connections
- How to pass a class between two modules?
- What is the meaning of this code statement in verilog?
- importing VHDL packages to SV from libraries other than WORK
- How to demonstrate a 32-bit MIPS with FPUs in a FPGA?
- SystemVerilog DPI returning string from C++ to verilog - ASCII charaters at the end?
- SystemVerilog: derive input width from parameter
- What is advantage of structure?
- How to access the structures from testbench
Related Questions in VERIFICATION
- Why there are verilog verification files not in the form of module?
- MySQLi event delete row after certain time
- How to verify a git commit at which a git tag is pointing?
- How verify server's hardware before install it into data center?
- Dafny - Substring implementation
- SPIN: interpret the error trace
- Verifying timestamps in a time series
- How to check TypeScript code for syntax errors from a command line?
- How to create a control/checking script in powershell?
- Openssl - verify function alternative for c#
- Javascript Password Verification window.location.replace
- How i can integrate Yodlee IAV?
- Verify app purchase via Google Login
- Validate Apple receipts: HTTP status code for illegal receipts
- What's the better way to verify null parameters from objects relationships
Related Questions in ASIC
- Divide by 2 clock and corresponding reset generation
- Using an ASIC to brute force MD5
- OpenCL (or Other) Programming for ASIC devices?
- Store std_logic bits in ascending order into a large array
- Using firmware on ASIC simulation environment
- Asynchronous FIFO depth calculation
- relationship between flopping and meta-stability
- Image-processing ASIC
- Why is the following clock multiplication Verilog code not working for me?
- Difference between process and "vanilla" VHDL
- Is it possible to display coverage of a specific bin within a coverpoint in a logfile using the simvision tool?
- What is maximum size of the Queue in SystemVerilog?
- SystemVerilog : Port connection based on parameter
- What is the implication of not resetting a register in reset aware always_ff block?
- ASIC design - combinational logic
Trending Questions
- UIImageView Frame Doesn't Reflect Constraints
- Is it possible to use adb commands to click on a view by finding its ID?
- How to create a new web character symbol recognizable by html/javascript?
- Why isn't my CSS3 animation smooth in Google Chrome (but very smooth on other browsers)?
- Heap Gives Page Fault
- Connect ffmpeg to Visual Studio 2008
- Both Object- and ValueAnimator jumps when Duration is set above API LvL 24
- How to avoid default initialization of objects in std::vector?
- second argument of the command line arguments in a format other than char** argv or char* argv[]
- How to improve efficiency of algorithm which generates next lexicographic permutation?
- Navigating to the another actvity app getting crash in android
- How to read the particular message format in android and store in sqlite database?
- Resetting inventory status after order is cancelled
- Efficiently compute powers of X in SSE/AVX
- Insert into an external database using ajax and php : POST 500 (Internal Server Error)
Popular Questions
- How do I undo the most recent local commits in Git?
- How can I remove a specific item from an array in JavaScript?
- How do I delete a Git branch locally and remotely?
- Find all files containing a specific text (string) on Linux?
- How do I revert a Git repository to a previous commit?
- How do I create an HTML button that acts like a link?
- How do I check out a remote Git branch?
- How do I force "git pull" to overwrite local files?
- How do I list all files of a directory?
- How to check whether a string contains a substring in JavaScript?
- How do I redirect to another webpage?
- How can I iterate over rows in a Pandas DataFrame?
- How do I convert a String to an int in Java?
- Does Python have a string 'contains' substring method?
- How do I check if a string contains a specific word?
When I look in the IEEE Std 1800-2017, section 7.10 Queues, I do not see a maximum size for a queue explicitly specified. In that case, I would assume that you can not rely on it to be any specific value. It might depend on your simulation software and on your OS.
I do see this in the Std:
intis specified as signed 32-bit. Perhaps we can assume a maximum of about 2 billion.In order to avoid having a huge queue, you should check the pulsewidth on every cycle of the clock. There should be no need to wait until the end of the simulation.