DEVHIDE
Login Or Sign up

List Question

15
100
Views

How to convert a deprecated low Firrtl Transform to the Dependency API

Published on
#chisel #firrtl
238
Views

Chisel/FIRRTL DefnameDifferentPortsException

Published on
#chisel #firrtl
570
Views

Differences between LazyModule and LazyModuleImp

Published on
#riscv #chisel #rocket-chip #firrtl
111
Views

Bundle using Mux

Published on
#chisel #firrtl
617
Views

False "Combinational loop detected"

Published on
#scala #chisel #firrtl
148
Views

what do "cmem", "infer", and "mport" mean?

Published on
#chisel #firrtl
126
Views

how to get a critical path / bottleneck analysis of FIRRTL code?

Published on
#riscv #chisel #firrtl
309
Views

Chisel 3.4.2 syncmem and a black box. No memory replacement with --repl-seq-mem option

Published on
#chisel #firrtl
149
Views

How to emitVerilog from Firrtl with annotations

Published on
#annotations #verilog #chisel #firrtl
156
Views

Exception in thread "main" chisel3.package$ChiselException: Unable to locate the elaborated circuit, did chisel3.stage.phases.Elaborate run correctly

Published on
#chisel #chiseltest #firrtl
155
Views

what is the best practice to initialize a FIRRTL memory?

Published on
#chisel #firrtl
83
Views

what is the idiomatic way to update *part* of a memory element in FIRRTL? this comes up when updating one entry of a line in a cache

Published on
#chisel #firrtl
185
Views

Initializing IO with a bundle in Chisel 3.5

Published on
#chisel #firrtl
36
Views

How to move sram to top hierarchy in Chisel3/Firrtl

Published on
#memory #hierarchy #chisel #synthesize #firrtl
224
Views

Chisel: fail to generate verilog while writing a simple combinational logic

Published on
#scala #verilog #chisel #firrtl

Trending Questions

Popular # Hahtags

javascript python java c# php android html jquery c++ css ios sql mysql r reactjs node.js arrays c asp.net json python-3.x ruby-on-rails .net sql-server swift django angular objective-c pandas excel

Popular Questions

Copyright © 2021 Jogjafile Inc.