I am using Virtex-7 Evaluation board which has 200Mhz clock. My design has a critical path less than 4ns. I am trying to use clock wizard IP to generate 120MHZ clock from the input clock of 200MHz. However, I faced with failing timing after implementation. I look through timing summary and it seems that the critical path does not change while I have a large negative slack. I am wondering why this happen? Why there is large negative slack while the critical path remain the same?
0
There are 0 best solutions below
Related Questions in FPGA
- Is an inferred latch in Quartus II necessarily transparent
- VHDL, concurrent signal assignment wrong on FPGA but right in Modelsim
- Read file in FPGA
- xilinx sdka error when using lwip library
- How to demonstrate a 32-bit MIPS with FPUs in a FPGA?
- How to get rid of scale factor from CORDIC
- Verilog Inter-FPGA SPI Communication
- Using C programming to call VHDL implementation
- Why we use CORDIC gain?
- Altera UART IP Core
- What is the cause of Vivados 'synth 8-1027' error?
- How to change timescale of VCD file dumped?
- Sync two FPGAs to generate same Sine Wave
- Connect stack of Parallela boards and a rPI via FPGA and 1/0 pins
- Error synthesizing hierarchical names in vivado
Related Questions in VIVADO
- VHDL: Internal signal in component not triggered
- What is the cause of Vivados 'synth 8-1027' error?
- Error synthesizing hierarchical names in vivado
- NEXYS 4: Signal Disappearing Across Wire in Port Instantiation
- Assign reg which has initial value
- What is "top-level HDL wrapper" means in Vivado SoC?
- Verilog: Does Vivado Synthesis tool, add signals to sensitivity list automatically?
- Scaling down a 128 bit Xorshift. - PRNG in vhdl
- How to use GHDL to simulate generated XilinX IP?
- mex.h header bugs in Vivado HLS {array of pointers}
- Sending an array to the IP core through SDK
- Ethernet SGMII Interface Design KC705 or KCU105
- Can I use Vivado block design clock frequencies in my VHDL?
- Circuit behaves poorly in timing simulation but alright in behavioral - new to verilog
- ambiguous clock in event control
Related Questions in VIRTEX
- How to interface a vga monitor to fpga using verilog?
- Make a simple circuit to dissipate power in VHDL
- Xilinx Virtex6 block ram width
- How can I use 5x5filter (Xilinx block), it keeps telling me there is an error in the counter?
- Clock Wizard IP affects Critical Path
- How to vary the supply voltage for Xilinx Virtex-5 FPGA ML501, ML506, and ML510 boards?
- How to get the on-chip temperature of Xilinx Virtex-5 FPGA chip?
- Configuring a 7-Series GTXE2 transceiver for Serial-ATA (Gen1/2/3)
- How to use an OLED display for an Avnet Virtex4?
- Flip-Flop triggered on the edge of two signals
- Using XILINX XPS with Microblaze - quickest way to program the fpga
- How do I verify readback data on a Xilinx Virtex 5?
- interfacing VGA with Virtex-5 FPGA board
- Interfacing with Xilinx virtex-5 FPGA board
- ChipScope Error - Did not find trigger mark in buffer
Trending Questions
- UIImageView Frame Doesn't Reflect Constraints
- Is it possible to use adb commands to click on a view by finding its ID?
- How to create a new web character symbol recognizable by html/javascript?
- Why isn't my CSS3 animation smooth in Google Chrome (but very smooth on other browsers)?
- Heap Gives Page Fault
- Connect ffmpeg to Visual Studio 2008
- Both Object- and ValueAnimator jumps when Duration is set above API LvL 24
- How to avoid default initialization of objects in std::vector?
- second argument of the command line arguments in a format other than char** argv or char* argv[]
- How to improve efficiency of algorithm which generates next lexicographic permutation?
- Navigating to the another actvity app getting crash in android
- How to read the particular message format in android and store in sqlite database?
- Resetting inventory status after order is cancelled
- Efficiently compute powers of X in SSE/AVX
- Insert into an external database using ajax and php : POST 500 (Internal Server Error)
Popular Questions
- How do I undo the most recent local commits in Git?
- How can I remove a specific item from an array in JavaScript?
- How do I delete a Git branch locally and remotely?
- Find all files containing a specific text (string) on Linux?
- How do I revert a Git repository to a previous commit?
- How do I create an HTML button that acts like a link?
- How do I check out a remote Git branch?
- How do I force "git pull" to overwrite local files?
- How do I list all files of a directory?
- How to check whether a string contains a substring in JavaScript?
- How do I redirect to another webpage?
- How can I iterate over rows in a Pandas DataFrame?
- How do I convert a String to an int in Java?
- Does Python have a string 'contains' substring method?
- How do I check if a string contains a specific word?