I am using Virtex-7 Evaluation board which has 200Mhz clock. My design has a critical path less than 4ns. I am trying to use clock wizard IP to generate 120MHZ clock from the input clock of 200MHz. However, I faced with failing timing after implementation. I look through timing summary and it seems that the critical path does not change while I have a large negative slack. I am wondering why this happen? Why there is large negative slack while the critical path remain the same?
0
There are 0 best solutions below
Related Questions in FPGA
- uart in vhdl send a string
- A FPGA Project Proposal where I can use both PS and PL
- IO placement is infeasible error in Vivado
- Why RTOS is needed for FPGA based real-time embedded system?
- Padding zeros with std_logic_vector results in Implementation Error
- How to write into 12 addresses at the same cycle in vivado and still be recognized as BRAM
- PLL not showing output on ModelSim
- Using FPGA to sample and filter audio based off switch selection
- Why is there no output from the verilog test bench?
- Freeze after two subsequent software resets for Zynq 7000 FPGA (with SoC)
- Verilog module always going to default case when assigning value to input
- Where do I find the Xilinx xc7z007sclg400-1 master constaint file?
- Failed to use memory bits in fpga
- How to increase baudrate on Device Manager Windows?
- Gate-Level Sim: Hold time violation between testbench and first registers?
Related Questions in VIVADO
- A FPGA Project Proposal where I can use both PS and PL
- Is there a difference when using the ternary operator in always and assign statements?
- IO placement is infeasible error in Vivado
- Padding zeros with std_logic_vector results in Implementation Error
- always block not always triggering at event
- How to write into 12 addresses at the same cycle in vivado and still be recognized as BRAM
- VHDL Error - Washing Machine - unresolved signal is multiply driven
- Can SYSCLK be included in FPGA Xilinx vivado testbenches?
- How to resolve the following ILA probe error?
- not showing the proper output
- RISVC Single Cycle Processor Data Path and Testbench
- xparameters.h not generating BRAM parameters
- How to initialize coefficients of a large digital filter in Verilog?
- 32-bit instructions memory in verilog
- Timing closure problems in FIFO
Related Questions in VIRTEX
- How can I create multiplier that uses OPMODE[6:4] = 100 OPMODE[3:2] = 10 OPMODE[1:0] = 00?
- Creating a single ended clock from differential on board clocks on VC709 fpga board
- I m trying to synthetize any simple project in ISE for virtex 6. When I generated my synthesis report ,no minimum period was calculated
- Clock Wizard IP affects Critical Path
- Reaching clock regions using BUFIO and BUFG
- what is syntax in ucf file for IOBDELAY for virtex 5?
- how to connect LVDS signals coming from test equipment to fpga virtex 5 when the design has only input signal Din ?
- Does aborting a partial FPGA reconfiguration possibly result in an undefined state?
- Xilinx Virtex6 block ram width
- Interfacing with Xilinx virtex-5 FPGA board
- interfacing VGA with Virtex-5 FPGA board
- How do I verify readback data on a Xilinx Virtex 5?
- How do I read the status register of a Virtex 5 in a JTAG chain?
- ChipScope Error - Did not find trigger mark in buffer
- Configuring a 7-Series GTXE2 transceiver for Serial-ATA (Gen1/2/3)
Trending Questions
- UIImageView Frame Doesn't Reflect Constraints
- Is it possible to use adb commands to click on a view by finding its ID?
- How to create a new web character symbol recognizable by html/javascript?
- Why isn't my CSS3 animation smooth in Google Chrome (but very smooth on other browsers)?
- Heap Gives Page Fault
- Connect ffmpeg to Visual Studio 2008
- Both Object- and ValueAnimator jumps when Duration is set above API LvL 24
- How to avoid default initialization of objects in std::vector?
- second argument of the command line arguments in a format other than char** argv or char* argv[]
- How to improve efficiency of algorithm which generates next lexicographic permutation?
- Navigating to the another actvity app getting crash in android
- How to read the particular message format in android and store in sqlite database?
- Resetting inventory status after order is cancelled
- Efficiently compute powers of X in SSE/AVX
- Insert into an external database using ajax and php : POST 500 (Internal Server Error)
Popular # Hahtags
Popular Questions
- How do I undo the most recent local commits in Git?
- How can I remove a specific item from an array in JavaScript?
- How do I delete a Git branch locally and remotely?
- Find all files containing a specific text (string) on Linux?
- How do I revert a Git repository to a previous commit?
- How do I create an HTML button that acts like a link?
- How do I check out a remote Git branch?
- How do I force "git pull" to overwrite local files?
- How do I list all files of a directory?
- How to check whether a string contains a substring in JavaScript?
- How do I redirect to another webpage?
- How can I iterate over rows in a Pandas DataFrame?
- How do I convert a String to an int in Java?
- Does Python have a string 'contains' substring method?
- How do I check if a string contains a specific word?