How to implement a watchdog timer on a Cyclone II FPGA in quartus ii

396 Views Asked by At

I need to implement a watchdog timer on my Cyclone II FPGA board. I have designed the system using QSYS, i need to know what are the next steps to implement and test a watchdog Timer.

1

There are 1 best solutions below

0
On BEST ANSWER

To implement a watchdog with qsys you can use the "Interval Timer" in library : "Processors and Peripherals" -> "Peripherals" -> "Interval Timer". Then configure it as a watchdog.

For testing it, it depend to your application. We need more information on your project architecture.