I am currently working on a project which requires to use a embedded soft core. I wrote a pong game using VHDL (ISE) and synthesised it onto the FPGA, the next step is going to shift the numerical calculation part to soft core which means i need to rewirte this code in C. However, ISE can not achieve this function, what design suite (software) i can use? Can EDK work?
How to move the numerical calculation part from VHDL code to C can run it on NEXY3 Spartan 6 board
77 Views Asked by Harvey Wang At
1
There are 1 best solutions below
Related Questions in C
- How to call a C language function from x86 assembly code?
- What does: "char *argv[]" mean?
- User input sanitization program, which takes a specific amount of arguments and passes the execution to a bash script
- How to crop a BMP image in half using C
- How can I get the difference in minutes between two dates and hours?
- Why will this code compile although it defines two variables with the same name?
- Compiling eBPF program in Docker fails due to missing '__u64' type
- Why can't I use the file pointer after the first read attempt fails?
- #include Header files in C with definition too
- OpenCV2 on CLion
- What is causing the store latency in this program?
- How to refer to the filepath of test data in test sourcecode?
- 9 Digit Addresses in Hexadecimal System in MacOS
- My server TCP doesn't receive messages from the client in C
- Printing the characters obtained from the array s using printf?
Related Questions in VHDL
- Need clarification on VHDL expressions involving std_logic_vector, unsigned and literals, unsure about compiler interpretation
- uart in vhdl send a string
- How do I diagnose and fix COMP96 ERROR COMP96_0055 and COMP96 ERROR COMP96_0056 when using Vunit to run my VHDL test bench
- VHDL Finite State Machine not transitioning correctly based on external signal
- Binary Coded Decimal Counter in VHDL
- My VHDL ALU code fails to output the result of addition, but outputs the result of subtraction just fine?
- Padding zeros with std_logic_vector results in Implementation Error
- What is the order of porches, visible video data, and sync periods in HDMI protocol?
- Im trying to buil a “N” bit parameterizable accumulator based in an adder and in a register, both parameterizable
- Simulation of a register and an incrementer with VHDL
- VHDL Error - Washing Machine - unresolved signal is multiply driven
- Traffic light junction in VHDL
- Addition of one 4-bit and one 3-bit inputs in VHDL
- 4 input nand gate using 2 input nand
- how to implement a Vhdl code for 2bit karatsuba algorithm
Related Questions in XILINX
- Substitution to DirectFB Library
- VHDL Error - Washing Machine - unresolved signal is multiply driven
- Where do I find the Xilinx xc7z007sclg400-1 master constaint file?
- Can SYSCLK be included in FPGA Xilinx vivado testbenches?
- Are FPGA GPIOs capable enough to read bits at a high rate (26Mbps)? If not, what is a possible way?
- u-boot stuck at starting kernel for zybo z7
- embedded linux buildroot how to work with axi-gpio?
- buildroot for zedboard, how to enable axi-gpio in device tree?
- How to use High Clock Frequency using clock wizard (BuffPll) in xilinx for serial communication?
- how to implement a Vhdl code for 2bit karatsuba algorithm
- Zynq UltraScale+ zcu3eg - coresight trace
- AMD/Xilinx SystemVerilog class variables disappeared in sript vs. project simulation
- Timing closure problems in FIFO
- Xilinx Vivado schematic for if else statements
- Isim not running
Related Questions in XILINX-ISE
- Feeding a file as input to Xilinx ML50x board
- Isim not running
- How to Store User Data to NOR Flash Memory using Xilinx ISE Impact?
- Why does my VHDL countdown timer on Nexys3 FPGA board switch between 59 and 68?
- Russian peasant multiplication in VHDL
- Installation Cannot be performed fix this issue before installing. Virtualization is not enabled in BIOS Please enable before installing?
- How to add integer based vhdl inout signal to ucf file
- Implementing hardware that divides an 8 bit number by 3 (11) in binary
- How to change a register value without adding it to the sensitivity list?
- Machine state does not change output
- How to properly instantiate a module and pass registers to it
- What is the reason behind the warnings (Xst:3015) and how to rectify the same?
- Find Maximum Number present in Verilog array
- Synthesis error of Array Multiplication with an input
- How do you select a range of bits from an expression of registers?
Related Questions in SPARTAN
- Why does my VHDL countdown timer on Nexys3 FPGA board switch between 59 and 68?
- Viewing Microblaze Processor Output with out Serial Port
- Program Spartan6 eFUSE key in w10
- Set default value for signal from input
- "logical root block and symbol is not supported in target" error in ISE Design Suite 14.7
- How to install Xilinx ISE 14.7 for Ubuntu 19.10
- Spartan 3E array indexing
- HDMI and Pixel Clock | FPGA
- Is it possible to switch between single ended and differential IO 'on the fly' (post configuration) in Xilinx Spartan-6 FPGA
- How to move the numerical calculation part from VHDL code to C can run it on NEXY3 Spartan 6 board
- Implementing a short pulse signal triggered by a push button on a Spartan 3E
- How to connect unused package pins to VCC on a Spartan 3E FPGA?
- verilog code is working in isim(xilinx 14.2) but is not working onspartan6
- MIG MCB Unexpected Write Behavior
- Using DCM Locked output in Spartan 3 FPGA
Trending Questions
- UIImageView Frame Doesn't Reflect Constraints
- Is it possible to use adb commands to click on a view by finding its ID?
- How to create a new web character symbol recognizable by html/javascript?
- Why isn't my CSS3 animation smooth in Google Chrome (but very smooth on other browsers)?
- Heap Gives Page Fault
- Connect ffmpeg to Visual Studio 2008
- Both Object- and ValueAnimator jumps when Duration is set above API LvL 24
- How to avoid default initialization of objects in std::vector?
- second argument of the command line arguments in a format other than char** argv or char* argv[]
- How to improve efficiency of algorithm which generates next lexicographic permutation?
- Navigating to the another actvity app getting crash in android
- How to read the particular message format in android and store in sqlite database?
- Resetting inventory status after order is cancelled
- Efficiently compute powers of X in SSE/AVX
- Insert into an external database using ajax and php : POST 500 (Internal Server Error)
Popular Questions
- How do I undo the most recent local commits in Git?
- How can I remove a specific item from an array in JavaScript?
- How do I delete a Git branch locally and remotely?
- Find all files containing a specific text (string) on Linux?
- How do I revert a Git repository to a previous commit?
- How do I create an HTML button that acts like a link?
- How do I check out a remote Git branch?
- How do I force "git pull" to overwrite local files?
- How do I list all files of a directory?
- How to check whether a string contains a substring in JavaScript?
- How do I redirect to another webpage?
- How can I iterate over rows in a Pandas DataFrame?
- How do I convert a String to an int in Java?
- Does Python have a string 'contains' substring method?
- How do I check if a string contains a specific word?
You have to add a soft processor to your project using EDK and synthesize the new project. Then you can write the software code to run on the soft processor using SDK (Software Development Kit).