I'm trying to do an experiment to see how different supply voltages affect the frequency of ring oscillator and the reliability of SRAM cells. I have access to a couple of Xilinx Virtex-5 boards, namely, ML501, ML506, and ML510. I have tried to search the web, but so far I haven't found anything useful. I have some experiences with FPGA design, but I have never tried to change the supply voltage before. So I'm really clueless on how to start. Can someone (who have done similar projects) please tell me how to vary the supply voltage of those FPGA boards?
How to vary the supply voltage for Xilinx Virtex-5 FPGA ML501, ML506, and ML510 boards?
218 Views Asked by abc At
1
There are 1 best solutions below
Related Questions in VERILOG
- Tick-including a header file inside package in systemverilog
- Others => '1' statement in Verilog
- Why there are verilog verification files not in the form of module?
- Creation of array in Verilog that can store real values
- Array initialization error in Verilog
- Verilog signed unsigned operation
- What does Z in Verilog stand for?
- Properly including a .vh in a .sv file?
- Unknown Wrong result when simulating Verilog design in modelsim
- Verilog simulation x's in output
- Verilog generate statement : conditional port connections
- Divide by 2 clock and corresponding reset generation
- What is the meaning of this code statement in verilog?
- Use of << in given Verilog code?
- Verilog Testbench constant exp and pram compilation and simulation errors
Related Questions in FPGA
- Is an inferred latch in Quartus II necessarily transparent
- VHDL, concurrent signal assignment wrong on FPGA but right in Modelsim
- Read file in FPGA
- xilinx sdka error when using lwip library
- How to demonstrate a 32-bit MIPS with FPUs in a FPGA?
- How to get rid of scale factor from CORDIC
- Verilog Inter-FPGA SPI Communication
- Using C programming to call VHDL implementation
- Why we use CORDIC gain?
- Altera UART IP Core
- What is the cause of Vivados 'synth 8-1027' error?
- How to change timescale of VCD file dumped?
- Sync two FPGAs to generate same Sine Wave
- Connect stack of Parallela boards and a rPI via FPGA and 1/0 pins
- Error synthesizing hierarchical names in vivado
Related Questions in XILINX
- Error When Compiler Optimizations are on
- How can I merge several Xilinx NGC netlists to an new netlist
- Read file in FPGA
- Xilinx AXI-IIC Slave Protocol description
- Passing the (initial) value of a shared variable to a generic during component instantiation
- Using C programming to call VHDL implementation
- Leon v3 ise-prog-prom error: impact:2070
- What is the cause of Vivados 'synth 8-1027' error?
- modification in UCF file in Xilinx xps
- Error while programming on FPGA
- Error synthesizing hierarchical names in vivado
- VHDL: Signals get U value even though there is another value assigned
- How to use the Xilinx Division IP Core
- Fatal exception in interrupt zcu102 GPIO PL Interrupt Petalinux
- How to instanciate Xilinx differential clock buffer with chisel3 blackboxes?
Related Questions in VIRTEX
- How to interface a vga monitor to fpga using verilog?
- Make a simple circuit to dissipate power in VHDL
- Xilinx Virtex6 block ram width
- How can I use 5x5filter (Xilinx block), it keeps telling me there is an error in the counter?
- Clock Wizard IP affects Critical Path
- How to vary the supply voltage for Xilinx Virtex-5 FPGA ML501, ML506, and ML510 boards?
- How to get the on-chip temperature of Xilinx Virtex-5 FPGA chip?
- Configuring a 7-Series GTXE2 transceiver for Serial-ATA (Gen1/2/3)
- How to use an OLED display for an Avnet Virtex4?
- Flip-Flop triggered on the edge of two signals
- Using XILINX XPS with Microblaze - quickest way to program the fpga
- How do I verify readback data on a Xilinx Virtex 5?
- interfacing VGA with Virtex-5 FPGA board
- Interfacing with Xilinx virtex-5 FPGA board
- ChipScope Error - Did not find trigger mark in buffer
Trending Questions
- UIImageView Frame Doesn't Reflect Constraints
- Is it possible to use adb commands to click on a view by finding its ID?
- How to create a new web character symbol recognizable by html/javascript?
- Why isn't my CSS3 animation smooth in Google Chrome (but very smooth on other browsers)?
- Heap Gives Page Fault
- Connect ffmpeg to Visual Studio 2008
- Both Object- and ValueAnimator jumps when Duration is set above API LvL 24
- How to avoid default initialization of objects in std::vector?
- second argument of the command line arguments in a format other than char** argv or char* argv[]
- How to improve efficiency of algorithm which generates next lexicographic permutation?
- Navigating to the another actvity app getting crash in android
- How to read the particular message format in android and store in sqlite database?
- Resetting inventory status after order is cancelled
- Efficiently compute powers of X in SSE/AVX
- Insert into an external database using ajax and php : POST 500 (Internal Server Error)
Popular Questions
- How do I undo the most recent local commits in Git?
- How can I remove a specific item from an array in JavaScript?
- How do I delete a Git branch locally and remotely?
- Find all files containing a specific text (string) on Linux?
- How do I revert a Git repository to a previous commit?
- How do I create an HTML button that acts like a link?
- How do I check out a remote Git branch?
- How do I force "git pull" to overwrite local files?
- How do I list all files of a directory?
- How to check whether a string contains a substring in JavaScript?
- How do I redirect to another webpage?
- How can I iterate over rows in a Pandas DataFrame?
- How do I convert a String to an int in Java?
- Does Python have a string 'contains' substring method?
- How do I check if a string contains a specific word?
I don't think you can easily change the power on those boards. They are using small power bricks with pre-defined power, so it will not be an easy task to change them, unless if you remove them and replace them with external power.
But, you have to be careful, you must make sure that all the power is stable and correct before the FPGA is loaded, otherwise you may damage your (expensive) FPGAs.