I am trying to add an accelerator to the rocket chip framework through the MMIO peripheral. I went through the GCD example and was able to build the basic GCD code. I then replaced the GCD with an accelerator which has it's own Config, Parameters and Field information. Now when I try to pass this information to the rocket chip there is a name clash with the freechips.rocketchip.config.{Parameters, Field, Config}. I tried specifying the whole path i.e; accelerator.util.conig.Parameters to distinguish it from freechips.rocketchip.config.Parameters but it still gave me the same error. When I remove my accelerator configs and parameters and pass simple hand made parameters the build is successful, however, when I add my config I get %Error-TIMESCALEMOD and this error is in the generated file which I am not modifying. I tried a work around by altering my verilator options but that goes down a rabbit hole of errors. I have narrowed down the problem to the fact that this is being caused because I am using two different configs both of which have their own Config.scala file shown here Is there a way to fix this problem? I have attached the error with this question.
Timescale missing on the module as other modules have it Verilator error
760 Views Asked by CV_Ruddha At
1
There are 1 best solutions below
Related Questions in SCALA
- Mocking AmazonS3 listObjects function in scala
- Last SPARK Task taking forever to complete
- How to upload a native scala project to local repo by sbt like using "maven install"
- Folding a list of OR clauses in io.getquill
- How to get latest modified file using scala from a folder in HDFS
- Enforce type bound for inferred type parameter in pattern matching
- can't write pyspark dataframe to parquet file on windows
- spark streaming and kafka integration dependency problem
- how to generate fresh singleton literal type in scala using macros
- exception during macro expansion: type T is not a class, play json
- Is there any benefit of converting a List to a LazyList in Scala?
- Get all records within a window in spark structured streaming
- sbt publishLocal of a project with provided dependencies in build.sbt doesn't make these dependencies visible to projects using the project as library
- Scala composition of partially-applied functions
- How to read the input json using a schema file and populate default value if column not being found in scala?
Related Questions in CHISEL
- Generating verilog file for rocket chip
- In chisel6.2.0, how to use hex file to init memory and test it?
- With Chisel How to avoid verilog file list at the end of generated file when using BlackBox?
- An error occured while testing Queue. 'FlitTypes' must be hardware, not a bare Chisel type
- Is it good thing to use `reduce(_ ## _) ` for IndexedSeq to UInt conversion in Chisel?
- How to propagate a value from a Module upwards
- Issues with creating an n-to-1 multiplexer in Chisel
- a chisel problem about some value only read-only
- Expecting a SInt value from a Wire, in Chisel
- In FPGA, why counter with full adder raw implementation have better clock performance than infered addition '+'?
- How to implement the Gshare TAGE hybrid predictor combination on the RISC V BOOM core using Chisel
- Variable sized type in Chisel
- Adding a trivial bridge in FireSim
- Using Chisel Submodule within another Module: Cannot assign variables to the io input
- Use def or val in Chisle to define some "const-macro" value?
Related Questions in ROCKET-CHIP
- Generating verilog file for rocket chip
- Can I insert the dummy data or disable cache line to Rocket core cache?
- Build rocket-tools for gcc-13
- Install rocket-chip on Ubuntu
- Confusion regarding stage2 and stage2final in PTW.scala
- Adding a trivial bridge in FireSim
- Rocketchip: make failing under /emulator and /vcs due to "mill: command not found"
- sbt test does not work and all the tests fail
- How to export TileLink node to LazyModule's output and generate respective verilog file
- Rocket chip didn't work when using large array
- How is the SiFive interactive L2 cache connected to the Chipyard SoC?
- Timing behavior and functional behavior of CSR File
- Separate reset domain for RocketTile?
- Fail to connect self-defined periphery to the pbus in rocket-chip project
- Rocket chip build failing ,shows permission denied error after building rocket tools
Related Questions in VERILATOR
- How to compile only the changed files in Verilator?
- How to run testbench.v with verilator
- How to test J and B type RISCV instructions with random operands jumping to random memory locations?
- Verilator using wrong path for g++
- Simple combinatorial logic assignment fails
- Verilog/SystemVerilog: "constant" function is considered non-constant
- Using Verilator with CMake when RTL uses a SV package
- Is it possible to access the member of a user-defined struct in SystemVerilog using VPI and verilator?
- How to read memory value at a specific location using VPI and verilator?
- Can I alter the testbench without re-make the Rocketchip core in verilator?
- Modify SystemVerilog module parameter value in Verilator simulation (C++)
- Building and running most basic Verilator
- Verilator does not seem to recognize casez statement, any idea of how to solve this?
- Blocked and non-blocking assignment error in verilator
- What API to use for a Verilator test harness?
Trending Questions
- UIImageView Frame Doesn't Reflect Constraints
- Is it possible to use adb commands to click on a view by finding its ID?
- How to create a new web character symbol recognizable by html/javascript?
- Why isn't my CSS3 animation smooth in Google Chrome (but very smooth on other browsers)?
- Heap Gives Page Fault
- Connect ffmpeg to Visual Studio 2008
- Both Object- and ValueAnimator jumps when Duration is set above API LvL 24
- How to avoid default initialization of objects in std::vector?
- second argument of the command line arguments in a format other than char** argv or char* argv[]
- How to improve efficiency of algorithm which generates next lexicographic permutation?
- Navigating to the another actvity app getting crash in android
- How to read the particular message format in android and store in sqlite database?
- Resetting inventory status after order is cancelled
- Efficiently compute powers of X in SSE/AVX
- Insert into an external database using ajax and php : POST 500 (Internal Server Error)
Popular # Hahtags
Popular Questions
- How do I undo the most recent local commits in Git?
- How can I remove a specific item from an array in JavaScript?
- How do I delete a Git branch locally and remotely?
- Find all files containing a specific text (string) on Linux?
- How do I revert a Git repository to a previous commit?
- How do I create an HTML button that acts like a link?
- How do I check out a remote Git branch?
- How do I force "git pull" to overwrite local files?
- How do I list all files of a directory?
- How to check whether a string contains a substring in JavaScript?
- How do I redirect to another webpage?
- How can I iterate over rows in a Pandas DataFrame?
- How do I convert a String to an int in Java?
- Does Python have a string 'contains' substring method?
- How do I check if a string contains a specific word?

The problem was with a blackbox, not sure why it was giving me that error, but yes we can mix two different configs having different util.config files. We just have to specify them explicitly.