I have a gate-level structual netlist of a design with 40,000 gates and 5000 flipflops in verilog. It is a flattened netlist with no sub-circuits inside. I would like to extract another netlist from this large netlist by deleting a few flip-flops and logic gates. The exported netlist should also be in verilog. I would like to know if an existing tool can do it.
Exporting part of a circuit from a circuit defined as structural netlist in verilog
195 Views Asked by user2823269 At
2
There are 2 best solutions below
Related Questions in VERILOG
- Tick-including a header file inside package in systemverilog
- Others => '1' statement in Verilog
- Why there are verilog verification files not in the form of module?
- Creation of array in Verilog that can store real values
- Array initialization error in Verilog
- Verilog signed unsigned operation
- What does Z in Verilog stand for?
- Properly including a .vh in a .sv file?
- Unknown Wrong result when simulating Verilog design in modelsim
- Verilog simulation x's in output
- Verilog generate statement : conditional port connections
- Divide by 2 clock and corresponding reset generation
- What is the meaning of this code statement in verilog?
- Use of << in given Verilog code?
- Verilog Testbench constant exp and pram compilation and simulation errors
Related Questions in SYNTHESIS
- Is an inferred latch in Quartus II necessarily transparent
- How can I merge several Xilinx NGC netlists to an new netlist
- Divide by 2 clock and corresponding reset generation
- How to add a hand-layout custom circuit as a new std cell and refer to it in verilog?
- Verilog: Does Vivado Synthesis tool, add signals to sensitivity list automatically?
- How to make sure that the hardware generated in the FPGA is correct for that particular piece of code?
- Quartus II get stuck at 10% while doing Analysis and Synthesis (something wrong with my memory ram module verilog implementatioon?)
- How to see the content of the ON-CHIP RAM of my design in DE1-SOC FPGA?
- How do I fill in an FPGA generated circle in verilog for synthesis and VGA output?
- VHDL synthesis: connected to following multiple drivers
- what is the difference between synthesis and simulation (VHDL)
- What happens when an integer goes out of range in VHDL?
- What is the difference between using a 'constant' and using a number in vhdl
- VHDL: The following files are missing: .stx, .ncd, .xrpt
- Is it possible to avoid specifying a default in order to get an X in Chisel?
Related Questions in FLIP-FLOP
- Can a D flip flop be enabled this way?
- Synchronous vs Asynchronous logic - SR-Flipflop
- Can using the ruby flip-flop as a filter be made less kludgy?
- Why does a Flip-Flop operator include the second condition?
- Can SystemVerilog represent a flip-flop with asynchronous set and reset without adding unsynthesizable code?
- Programming a ripple counter in C with JK flip flops
- Testbench for T Flip Flop using D Flip Flop in VHDL
- I'm struggling with writing the truth table for this state diagram for jk flip flops
- How to avoid red error lines (JK FlipFlop as subcircuit ) [Logisim]
- Quartus D Flip Flop with asynchronous reset
- Error : Identifier 'q' is not readable in architecture of T Flip Flop
- Undefined output of Ring Counter Test waveform
- Minimal number of D flip-flops
- If the PC register is simultaneously read and written, does its read data contain the previous data or the newly-written data?
- Difference between D Latch Schematic and D Flip Flop Schematic
Related Questions in NETLIST
- How can I merge several Xilinx NGC netlists to an new netlist
- X propagation in gate level simulation
- How to define a custom cell for netlist synthesis?
- can cadence netlister si produce a flat verilog netlist?
- Number of active netlists exceeds limit
- How to edit and test a verilog netlist
- Exporting part of a circuit from a circuit defined as structural netlist in verilog
- Importing from Yosys, combinatorial logic directed graph into boost graph library
- Python - Remove the last character in a netlist file
- in vhdl case statements,how to deal with 4 value logic?
- Is it possible to have two instance have same name in the netlist?
- CADENCE spectre input format (section and library keywords)
- No output from spice simulation via netlist with Xyce
- Cocotb using generics/parameters in gate level simulation
- How to seperate a line in a txt file to components C++
Trending Questions
- UIImageView Frame Doesn't Reflect Constraints
- Is it possible to use adb commands to click on a view by finding its ID?
- How to create a new web character symbol recognizable by html/javascript?
- Why isn't my CSS3 animation smooth in Google Chrome (but very smooth on other browsers)?
- Heap Gives Page Fault
- Connect ffmpeg to Visual Studio 2008
- Both Object- and ValueAnimator jumps when Duration is set above API LvL 24
- How to avoid default initialization of objects in std::vector?
- second argument of the command line arguments in a format other than char** argv or char* argv[]
- How to improve efficiency of algorithm which generates next lexicographic permutation?
- Navigating to the another actvity app getting crash in android
- How to read the particular message format in android and store in sqlite database?
- Resetting inventory status after order is cancelled
- Efficiently compute powers of X in SSE/AVX
- Insert into an external database using ajax and php : POST 500 (Internal Server Error)
Popular Questions
- How do I undo the most recent local commits in Git?
- How can I remove a specific item from an array in JavaScript?
- How do I delete a Git branch locally and remotely?
- Find all files containing a specific text (string) on Linux?
- How do I revert a Git repository to a previous commit?
- How do I create an HTML button that acts like a link?
- How do I check out a remote Git branch?
- How do I force "git pull" to overwrite local files?
- How do I list all files of a directory?
- How to check whether a string contains a substring in JavaScript?
- How do I redirect to another webpage?
- How can I iterate over rows in a Pandas DataFrame?
- How do I convert a String to an int in Java?
- Does Python have a string 'contains' substring method?
- How do I check if a string contains a specific word?
You may use synthesis tools like Design Compiler (from Synopsys) or RTL compiler (from Cadence) to import the netlist, delete gates (e.g. from a tcl-script) and write out the modified netlist.
I'm sure that there are also lots of other tools that can be used for this purpose, so it also depends on your availability of these tools, and of course preferences in terms of which tools you know how to use.